


2. Dimension Drawing



3. Precaution in use of LCD Display Module

3.1 Use Modules

1. When modules switch on or off, after accessing positive supply power with 5 ± 0.5 voltage, then input signal levels, if signal levels input before supply power becomes stable or switches off, IC circuits off, modules will be damaged, as a result, modules will be damaged.
2. Dot matrix modules are high path -number LCDs, they are largely related to the contrast, view angle, driving voltage when displaying, so you should adjust it to get best contrast and view angle, if it is too high, not only displays are effected, but also let life shorted.
3. When using under regulated working temperature below, the display responsiveness it too slow, when using under regulated temperature above, whole display surface turns dark, this is not damaged, when the temperature returns normal, all displays become normal

3.2 Module storage

1. Storing temperature: $-30\sim+80^\circ\text{C}$
2. Place in dark sites to avoid strong lights
3. Don't place other thing on their surfaces
4. Packaged in polyer materials (with anti-static electricity layers) and sealed

4. General Features

(1) Mechanical Dimension

Item	Dimension	Unit
Number of Characters	20characters x 4 Lines	—
Module dimension (L x W x H)	98.0 x 60.0 x 13.6 (Max)	mm
View area	77.0 x 25.2	mm
Active area	70.4 x 20.8	mm
Dot size	0.55 x 0.55	mm
Dot pitch	0.6 x 0.6	mm
Character size (L x W)	2.95 x 4.75	mm
Character pitch (L x W)	3.55 x 5.35	mm

(2) Controller IC: ST7066U-OA

(4)LCD:STN,Y/G ,6H view ,Positive Type

5. Electrical Maximum Ratings

5.1 Electrical Absolute Maximum Ratings

(Vss=0V, Ta=25°C)

Item	Symbol	Min	Max	Unit
Supply Voltage (Logic)	Vdd-Vss	-0.3	7	V
Supply Voltage (LCD driver)	Vdd-Vo	-0.3	13	V
Input Voltage	VI	Vss	Vdd	V
Wide Temperature Type	Top	-20	+70	°C
	Tstg	-30	+80	°C

6. Electrical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	Vdd-Vss	—	3.0	4.0	5.5	V
Supply Voltage For LCD * Wide Temp、Type	Vdd-Vo	Ta=-20°C	—	5.0	—	V
		Ta=0°C	—	4.5	—	V
		Ta=25°C	3.7	4.2	4.3	V
		Ta=50°C	—	4.0	—	V
		Ta=+70°C	—	3.5	—	V
Input High Volt.	V _{IH}	—	2.2	—	Vdd	V
Input Low Volt.	V _{IL}	—	—	—	0.6	V
Output High Volt.	V _{OH}	—	2.4	—	—	V
Output Low Volt.	V _{OL}	—	—	—	0.4	V
Supply Current (LCM)	I _{dd}	Vdd=5V	—	1.5	—	mA
Supply Current LED B/L	I _{LED}	V _{LED} =4.2V	—	250	—	mA

7. Optical Characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
View Angle	Top			75		deg
	Down			30		deg
	Right			+30		deg
	Left			-30		deg
Contrast Ratio	CR	—		4		—
Response Time	T _{rise}	25°C		100		us
	T _{fall}	25°C		150		us

8. Backlight

8.1 Electrical Ratings





Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Forward voltage	VF	IF=250mA	4.0	4.2	4.3	V
Reverse current	IR	VR=8V	-	-	1	mA
Luminous intensity	IV	IF=250mA		100	-	cd/m ²
Wavelength	λ_p	-		575		nm
Color	Y/G					

Input 4.2V/250mA on Pin(15) Pin(16)

9. Interface Pin Function

Pin No.	Symbol	Level	Description
1	Vss	0V	Supply Voltage for logic GND
2	Vdd	5V	Supply Voltage for logic
3	Vo	4.2V	VDD-Vo Contrast adjust
4	RS	H/L	H:DATA, L:Instruction code
5	R/W	H/L	H:Read(MPU→Module)L:Write(MPU→Module)
6	E	H,H→L	Chip enable signal
7	DB0	H/L	Data bit 0
8	DB1	H/L	Data bit 1
9	DB2	H/L	Data bit 2
10	DB3	H/L	Data bit 3
11	DB4	H/L	Data bit 4
12	DB5	H/L	Data bit 5
13	DB6	H/L	Data bit 6
14	DB7	H/L	Data bit 7
15	A	4.2V	LED Backlight V+
16	K	0V	LED Backlight V-

10.Quality Assurance

		(1) Pixel shape (with Dent)
		
	4	(2) Pixel shape (With Projection)
	4	
		(3) Pin hole
		
		<p>(Less than 0.1mm is no counted)</p>
		(4) Deformation
		
		Total acceptable number : 1/pixel,5/cell

11. Reliability

■ Content of Reliability Test

Environmental Test				
No.	Test Item	Content of Test	Test Condition	Display
1	High Temperature storage	Endurance test applying the high storage temperature for a long time.	70°C 200hrs	No damage
2	Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-20°C 200hrs	No damage
3	High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	50°C 200hrs	No damage
4	Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	0°C 200hrs	No damage
5	High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	50°C, 90%RH 96hrs	No damage
6	High Temperature/ Humidity Operation	Endurance test applying the electric stress (Voltage & Current) and temperature / humidity stress to the element for a long time.	40°C, 90%RH 96hrs	No damage
7	Temperature Cycle	Endurance test applying the low and high temperature cycle. -10°C 25°C 50°C ←————→ 30min 5min 30min _____ 1 cycle	-10°C/50°C 10 cycles	No damage
Mechanical Test				
8	Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hrs	No damage
9	Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sign wave 11 msedc 3 times of each direction	No damage
10	Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	No damage
Others				
11	Static electricity test	Endurance test applying the electric stress to display surface	VS=2kV 1 time	No damage

***Supply voltage for logic system=5V.

12.Controller data (ST7066)

※ Function description (Compatible with LCD controller HD44780)

The LCD display Module is built in a LSI controller, the controller has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator (CGRAM). The IR can only be written from the MPU. The DR temporarily stores data to be written or read from DDRAM or CGRAM. When address information is written into the IR, then data is stored into the DR from DDRAM or CGRAM. By the register selector (RS) signal, these two registers can be selected.

RS	R/W	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to DB7)
1	0	Write data to DDRAM or CGRAM (DR to DDRAM or CGRAM)
1	1	Read data from DDRAM or CGRAM (DDRAM or CGRAM to DR)

Busy Flag (BF)


When the busy flag is 1, the controller LSI is in the internal operation mode, and the next instruction will not be accepted. When RS=0 and R/W=1, the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

Address Counter (AC)

The address counter (AC) assigns addresses to both DDRAM and CGRAM

Display Data RAM (DDRAM)

This DDRAM is used to store the display data represented in 8-bit character codes. Its extended capacity is 80×8 bits or 80 characters. Below figure is the relationship between DDRAM addresses and positions on the liquid crystal display.



* DDRAM Address

Display position DDRAM address

1 2 3 4 5 6 ---- ---- ---- ---- 20

00	01	02	03	04	05								13
40	41	42	43	44	45								53
14	15	16											27
54	55	56											67

20 Character * 4 Line

Character Generator ROM (CGROM)

The CGROM generate 5×8 dot or 5×10 dot character patterns from 8-bit character codes. See Table 2.

Character Generator RAM (CGRAM)

In CGRAM, the user can rewrite character by program. For 5×8 dots, eight character patterns can be written, and for 5×10 dots, four character patterns can be written.

Write into DDRAM the character code at the addresses shown as the left column of table 1. To show the character patterns stored in CGRAM.

Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character Patterns (CGRAM Data)

For 5 * 8 dot character patterns

Character Codes (DDRAM data)	CGRAM Address		Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0 High Low	5 4 3 2 1 0 High Low		7 6 5 4 3 2 1 0 High Low	
0 0 0 0 * 0 0 0	0 0 0	0 0 0	* * * 0 0 0 0 0	Character pattern(1)
0 0 0 0 * 0 0 0	0 0 0	1 0 0	* * * 0 0 0 0 0	Cursor pattern
0 0 0 0 * 0 0 1	0 0 1	1 0 0	* * * 0 0 0 0 0	Character pattern(2)
0 0 0 0 * 0 0 1	0 0 1	1 0 0	* * * 0 0 0 0 0	Cursor pattern
		0 0 0	* * *	
		0 0 1		
0 0 0 0 * 1 1 1	1 1 1	1 0 0		
0 0 0 0 * 1 1 1	1 1 1	1 0 1		
0 0 0 0 * 1 1 1	1 1 1	1 1 0		
0 0 0 0 * 1 1 1	1 1 1	1 1 1	* * *	

For 5 * 10 dot character patterns

Character Codes (DDRAM data)	CGRAM Address		Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0 High Low	5 4 3 2 1 0 High Low		7 6 5 4 3 2 1 0 High Low	
0 0 0 0 * 0 0 0	0 0 0	0 0 0 0 0	* * * 0 0 0 0 0 0	Character pattern
0 0 0 0 * 0 0 0	0 0 0	0 0 0 1	* * * 0 0 0 0 0 0	Cursor pattern
0 0 0 0 * 0 0 1	0 0 1	0 0 1 0	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	0 0 1 1	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	0 1 0 0	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	0 1 1 0	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	0 1 1 1	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	1 0 0 0	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	1 0 0 1	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	1 0 1 0	* * * 0 0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	1 0 1 1	* * * 0 0 0 0 0 0	
		1 1 1 1	* * * * * * * * * *	

■ : " High "

※C.G ROM table. English-Japanes

Upper 4 bit Lower 4 bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHHL	HHHH
CG RAM (1)					3ap	3P							3	3	p
LLLH (2)				1	1Aa	a						3	3	3	3
LLHL (3)				2	2BBr						1	1	1	x	e
LLHH (4)				#3CScs						J	3	3	3	3	3
LHLL (5)				#4DTdt						I	3	3	3	3	3
LHLH (6)				#5Eeu						#	#	#	1	3	3
LHHL (7)				6Ff						3	3	3	3	3	3
LHHH (8)				7Gu						3	3	3	3	3	3
HLLL (1)				8Hh						3	3	3	3	3	3
HLLH (2)				9Iy						3	3	3	3	3	3
HLHL (3)				#Jz						3	3	3	3	3	3
HLHH (4)				#Kk						3	3	3	3	3	3
HHLL (5)				Ll						3	3	3	3	3	3
HHLH (6)				Mm						3	3	3	3	3	3
HHHL (7)				Nn						3	3	3	3	3	3
HHHH (8)				Qo						3	3	3	3	3	3


※ Instruction table

Instruction	Instruction Code											Description	Execution time
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "00H" to DDRAM and set DDRAM address to "00H" from AC	1.53ms	
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms	
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39 μ s	
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	B	Set display (D), cursor (C), and blinking of cursor (B) on/off control bit.	39 μ s	
Cursor or Display Shift	0	0	0	0	0	1	S/C R/L	-	-	-	Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data.	39 μ s	
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL:8-bit/4-bit), numbers of display line (N:2-line/1-line)and, display font type (F:5×11 dots/5×8 dots)	39 μ s	
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μ s	
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39 μ s	
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0 μ s	
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μ s	
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μ s	

—": don't care

※ Timing characteristics


Write Operation



T_a=25°C, V_{dd}=5.0±0.5V

Item	Symbol	Min	Typ	Max	Unit
Enable cycle time	t_{cycE}	500	—	—	ns
Enable pulse width (high level)	PW_{EH}	230	—	—	ns
Enable rise/fall time	t_{Er}, t_{Ef}	—	—	20	ns
Address set-up time (RS, R/W to E)	t_{AS}	40	—	—	ns
Address hold time	t_{AH}	10	—	—	ns
Data set-up time	t_{DSW}	80	—	—	ns
Data hold time	t_H	10	—	—	ns

Read Operation



NOTE: *VOL1 is assumed to be 0.8V at 2 MHZ operation.


T_a=25°C, V_{dd}=5.0±0.5V

Item	Symbol	Min	Typ	Max	Unit
Enable cycle time	t _{cycE}	500	—	—	ns
Enable pulse width (high level)	PW _{EH}	230	—	—	ns
Enable rise/fall time	t _{ER} , t _{EF}		—	20	ns
Address set-up time (RS, R/W to E)	t _{AS}	40	—	—	ns
Address hold time	t _{AH}	10	—	—	ns
Data delay time	t _{DDR}	—	—	160	ns
Data hold time	t _{DHR}	5	—	—	ns


※ Initializing soft ware of LCM

8-bit interface

4-bit interface



8-Bit Interface



4-Bit Interface